

# Enhancement Mode Antimonide Quantum Well MOSFETs with High Electron Mobility and GHz Small-Signal Switching Performance

Ashkar Ali, *Student Member, IEEE*, Himanshu Madan, *Student Member, IEEE*, Ashish Agrawal, *Student Member, IEEE*, Israel Ramirez, Rajiv Misra, J. Brad Boos\*, *Member, IEEE*, Brian R. Bennett\*,  
 , Jeff Lindemuth\*\* and Suman Datta, *Senior Member, IEEE*

**Abstract**—This paper demonstrates, for the first time, enhancement mode antimonide MOSFETs by integrating a composite high- $\kappa$  gate stack (3nm  $\text{Al}_2\text{O}_3$ -1nm GaSb) with ultra-thin  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW (7.5nm). The MOSFET exhibits record high electron drift mobility of  $5200 \text{ cm}^2/\text{Vs}$  at a carrier density ( $N_c$ ) of  $1.8 \times 10^{12} \text{ cm}^{-2}$ , sub-threshold slope of  $150 \text{ mV/decade}$ ,  $I_{\text{ON}}-I_{\text{OFF}}$  ratio of  $\sim 4000\times$  within a voltage window of  $\sim 1\text{V}$ , high  $I_{\text{ON}}$  of  $40 \mu\text{A}/\mu\text{m}$  at  $V_{\text{DS}}$  of  $0.5\text{V}$  for  $5 \mu\text{m}$  gate length ( $L_G$ ) device. The device exhibits excellent pinch-off in the output characteristics with no evidence of impact ionization enabled by enhanced quantization and e-mode operation. RF characterization allows extraction of the intrinsic device metrics ( $C_{\text{gs}}$ ,  $C_{\text{gd}}$ ,  $g_{\text{m}}$ ,  $g_{\text{ds}}$ ,  $v_{\text{eff}}$  and  $f_t$ ) and the parasitic resistive and capacitive elements limiting the short channel device performance.

**Index Terms**—Antimonide MOSFET, InAsSb, high- $\kappa$  dielectric, low power logic

## I. INTRODUCTION

DEPLETION mode  $\text{InAs}_{0.8}\text{Sb}_{0.2}$  quantum well (QW) MOSFETs with high drive current have already been demonstrated [1], albeit with degraded  $I_{\text{ON}}-I_{\text{OFF}}$  ratio due to the accumulation of holes in the barrier layer. The device is susceptible to the hole accumulation problem due to the very high conduction band offset between the  $\text{InAs}_{0.8}\text{Sb}_{0.2}$  quantum well and the  $\text{InAlSb}$  barrier layer. For ultra-low power logic devices, enhancement mode (e-mode) operation is required along with high  $I_{\text{ON}}$  and  $I_{\text{ON}}-I_{\text{OFF}}$  ratio over a limited gate voltage swing. In this paper, we demonstrate  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW MOSFETs with thin barrier and quantum well thickness which exhibits e-mode operation due to stronger quantum

Manuscript received August 17, 2011. This work was supported by the FCRP for Materials, Structures, and Devices (MSD) sponsored by the SRC and DARPA.

A. Ali, H. Madan, A. Agrawal, R. Misra, I. Ramirez and S. Datta are with The Pennsylvania State University, University Park, PA 16802 USA (e-mail: ashkar.ali@psu.edu; himanshu@psu.edu; axa981@psu.edu; rxm74@psu.edu; ramirez@psu.edu; sdatta@enr.psu.edu).

J. Lindemuth is with Lake Shore Cryotronics, Westerville, OH 43082 USA (email: jeff.lindemuth@lakeshore.com).

J. B. Boos, and B. R. Bennett are with the Naval Research Laboratory, Washington, DC 20375 USA (e-mail: boos@nrl.navy.mil; brian.bennett@nrl.navy.mil).




Fig. 1. (a) Schematic of the QW device structure. (b) TEM image of  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW stack with GaSb cap. GaSb cap enables dielectric integration [4], and the n+ InAs cap is used to improve access resistance (c) Quantitative Mobility Spectrum Analysis (QMSA) of  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW heterostructure layers showing single dominant electron conductivity peak, indicating no parallel conduction in the barrier or buffer layer. (d) Top view SEM image of the  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW-MOSFET with  $L_G=150\text{nm}$ .

confinement effects [2, 3]. The scaling of the  $\text{InAlSb}$  barrier layer prevents hole accumulation during device turn-off, resulting in significantly improved  $I_{\text{ON}}-I_{\text{OFF}}$  ratio of  $4000\times$  at room temperature, which is a remarkable improvement over the previous generation thick QW device in [1] which had  $I_{\text{ON}}-I_{\text{OFF}}$  ratio of only  $30\times$ . Record high long channel electron mobility, short channel electron velocity (after series resistance correction) and GHz domain small-signal performance are also demonstrated in these e-mode  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW MOSFETs, for the first time.

The paper is organized as follows. Section II describes the device layer design and characterization, Section III describes




Fig. 2. (a) Transfer characteristics of the  $L_G=5\mu\text{m}$  device. (b) Output characteristics of  $L_G=1\mu\text{m}$  device, showing very good saturation without any effects of impact ionization. (c) Split C-V characteristics at 77K and 300K.

the DC and AC characteristics of the device, Section IV describes the RF characterization, followed by conclusions in Section V.

## II. DEVICE LAYER DESIGN AND CHARACTERIZATION

Fig. 1(a) shows the schematic of the quantum well device structure. The quantum well is undoped and the  $\text{Al}_{0.9}\text{In}_{0.1}\text{Sb}$  barrier layer has been doped ( $2 \times 10^{12}/\text{cm}^2$  Te) to provide carriers to the access regions. Fig. 1(b) shows the TEM micrographs of the  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QWFET stack grown on GaAs by MBE and the defect free active device layers. Fig. 1(c) shows the quantitative mobility spectrum analysis (QMSA) for the QW heterostructure obtained using magneto conductance measurements at various temperatures and under varying magnetic field. There is a single dominant conductivity peak due to electrons indicating no parasitic or parallel conduction through the barrier or the metamorphic buffer layers. We obtain a room temperature Hall mobility of  $5,500 \text{ cm}^2/\text{Vs}$  ( $N_s=1.8 \times 10^{12}/\text{cm}^2$ ) for the QW heterostructure. Fig. 1(d) shows the top view SEM of the  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  MOS QWFET with  $150\text{nm } L_G$  and composite high- $\kappa$  gate stack ( $1\text{nm GaSb}$ - $3\text{nm Al}_2\text{O}_3$ ). Pd/Pt/Au metal stack was alloyed to form embedded contacts making direct ohmic contact with the QW. Device isolation was done using  $\text{Cl}_2/\text{Ar}$  based reactive ion etching (RIE) followed by  $3\text{nm}$  thick  $\text{Al}_2\text{O}_3$  deposition employing plasma enhanced ALD (PEALD) [4]. The device layers were treated in HCl (1HCl: 1H<sub>2</sub>O) for 30 sec prior to gate dielectric deposition. Pd/Au gate metal was defined using e-beam




Fig. 3. (a) Electron drift mobility as a function of carrier density showing 2.5x enhancement on scaling oxide thickness. Record high electron mobility of  $5200 \text{ cm}^2/\text{Vs}$  achieved for the device with  $8\text{nm}$  oxide at  $N_s=1.8 \times 10^{12}/\text{cm}^2$ . (b) Electron drift mobility as a function of CET for the thin QW device (CET is obtained from split C-V and it includes semiconductor capacitance).

lithography and lift off process. The devices received a 10min post deposition anneal (PDA) at  $180\text{C}$  in  $\text{N}_2$  ambient to densify the dielectric and reduce the interface and bulk defects.

## III. DC AND AC CHARACTERIZATION

Fig. 2(a) shows the effect of  $\text{N}_2$  anneal on the transfer characteristics of the fabricated device. The sub-threshold slope (SS) improves to  $150\text{mV}/\text{dec}$  after anneal from  $310\text{mV}/\text{dec}$  before anneal, while the gate leakage reduces by  $\sim 400\text{x}$  after anneal. Fig. 2(b) shows the output characteristics of  $L_G=1\mu\text{m}$  devices which shows excellent saturation without any effect of impact ionization. High drain to source on-current of  $40\mu\text{A}/\mu\text{m}$  is obtained for the  $L_G=5\mu\text{m}$  device at drain bias of  $0.5\text{V}$ . The short channel devices, however, suffer from high access resistance (from undercut of the InAs cap) which limits the ON-current. Fig. 2(c) shows the split C-V characteristics of the thin QW device with  $3\text{nm Al}_2\text{O}_3$ - $1\text{nm GaSb}$  at  $77\text{K}$  and  $300\text{K}$ . The interface state density in these devices is  $6 \times 10^{12}/\text{cm}^2\text{eV}^{-1}$  obtained from the conductance analysis. Fig. 3(a) shows the effective electron drift mobility as a function of  $N_s$ . Interface charge contribution to the total charge density is corrected using the split C-V and simulated C-V [5]. Record high effective electron drift mobility of  $5200 \text{ cm}^2/\text{Vs}$  was achieved at  $N_s$  of  $1.8 \times 10^{12}/\text{cm}^2$ , close to the Hall mobility of  $5500 \text{ cm}^2/\text{Vs}$  at the same  $N_s$ . Effective electron drift mobility as a function of the Capacitive Equivalent Thickness (CET) is shown in Fig. 3(b). A 2.5x improvement in the mobility was obtained on increasing the oxide thickness from  $3\text{nm}$  to  $8\text{nm}$ , indicating that the dominant scattering mechanism is due to fixed charge at the  $\text{Al}_2\text{O}_3$ -GaSb interface or metal- $\text{Al}_2\text{O}_3$  interface.

## IV. RF CHARACTERIZATION

Limited data exist in literature till date on high frequency characterization of III-V quantum well FETs with integrated high- $\kappa$  dielectric. RF characterization allows extraction of the intrinsic device metrics ( $C_{gs}$ ,  $C_{gd}$ ,  $g_m$ ,  $g_{ds}$ ,  $v_{\text{eff}}$ , and  $f_t$ ) and the parasitic resistive and capacitive elements limiting the short channel device performance. The S-parameters of the device under test and the open and short dummy structures are




Fig. 4. (a)  $C_{gs}$ ,  $C_{gd}$  and  $C_{gg}$  as a function of frequency for  $L_G = 150\text{nm}$  and  $1\mu\text{m}$ . High values of parasitic  $C_{gd}$  in these devices (due to incomplete isolation etch) limit RF performance, which could not be de-embedded during open calibration process. (b) Measured and modeled  $|h_{21}|$  as a function of frequency. (c) Extracted intrinsic  $v_{\text{eff}}$  vs gate length showing  $v_{\text{eff}} = 1.8 \times 10^7$  cm/s for  $150\text{nm}$   $L_G$ , one of the highest effective velocities reported for III-V devices. (d) Intrinsic and extrinsic  $f_t$  vs gate length.

measured. S-parameters of the device are obtained after the open-short de-embedding to remove the parasitic resistance and capacitance. From the de-embedded S-parameters of the device  $C_{gs}$ ,  $C_{gd}$ ,  $g_m$ ,  $g_{ds}$  are obtained. Fig. 4(a) shows the  $C_{gs}$ ,  $C_{gd}$  and  $C_{gg}$  as a function of frequency for  $L_G = 150\text{nm}$  and  $1\mu\text{m}$ . The de-embedded S-parameters of the device are modeled using an equivalent small signal model to extract the intrinsic device parameters, using the evaluated  $C_{gs}$ ,  $C_{gd}$ ,  $g_m$ , and  $g_{ds}$ . Fig. 4(b) shows the measured and the modeled  $|h_{21}|$  versus frequency for  $L_G = 150\text{nm}$  device ( $f_t$ , extrinsic = 21GHz) and  $L_G = 1\mu\text{m}$  device ( $f_t$ , extrinsic = 6.5GHz) from 100MHz to 20GHz, which provides an excellent fit. High values of parasitic  $C_{gd}$  in these devices (due to incomplete isolation etch) limit the RF performance, which could not be de-embedded during the open calibration process. For the  $150\text{nm}$   $L_G$  device,  $C_{gd}$  exceeds  $C_{gs}$  which limits the effective velocity ( $v_{\text{eff}}$ ) and the cutoff frequency,  $f_t$ .

Fig. 4(c) shows the extracted source injection velocity ( $v_{\text{eff}} = g_{mi} / \text{slope}(C_{gs} \text{ vs } L_G)$ , where  $g_{mi}$  is the intrinsic transconductance of the device) for different gate length devices. The device with  $150\text{nm}$   $L_G$  has a  $v_{\text{eff}}$  of  $1.8 \times 10^7$  cm/s, one of the highest reported for III-V MOSFETs. Fig. 4(d) shows the intrinsic and extrinsic  $f_t$  vs  $L_G$  ( $f_t = v_{\text{eff}} / 2\pi L_G$ ). The intrinsic  $f_t$  is 160GHz for the  $150\text{nm}$  device and 12GHz for the  $1\mu\text{m}$  device.

## V. CONCLUSIONS

E-mode  $\text{InAs}_{0.7}\text{Sb}_{0.3}$  QW MOSFETs has been demonstrated for the first time with record high effective electron drift

mobility of  $5200\text{cm}^2/\text{Vs}$  at ( $N_s$ ) of  $1.8 \times 10^{12}\text{cm}^{-2}$ , sub-threshold slope of  $150\text{mV}/\text{dec}$ , and  $I_{\text{ON}}/I_{\text{OFF}}$  ratio of  $\sim 4000\times$  within a voltage window of  $\sim 1\text{V}$ . Record high short channel electron velocity of  $1.8 \times 10^7$  cm/s (after series resistance correction) and intrinsic  $f_t$  of 160GHz (extrinsic  $f_t$  of 21GHz, limited by parasitic capacitance and resistance) are reported in  $150\text{nm}$   $L_G$  device, for the first time.

## REFERENCES

- [1] A. Ali, H. Madan, R. Misra, E. Hwang, A. Agrawal, S. Datta *et al.*, "Advanced Composite High- $\kappa$  Gate Stack for Mixed Anion Arsenide-Antimonide Quantum Well Transistors," *IEDM Tech. Dig.*, pp. 6.3.1-6.3.4, Dec. 2010.
- [2] N. Kharche, G. Klimeck, D. Kim, J.A. del Alamo, M. Luisier, "Performance analysis of ultra-scaled InAs HEMTs," *IEDM Tech. Dig.*, pp.1-4, Dec. 2009.
- [3] C. R. Bolognesi, M. W. Dvorak, and D. H. Chow, "Impact ionization suppression by quantum confinement: Effects on the DC and microwave performance of narrow-gap channel InAs/AlSb HFETs," *IEEE Tran. Electron Devices*, vol.46, no.5, pp. 826- 832, May 1999.
- [4] A. Ali, H. Madan, A.P. Kirk, R.M. Wallace, D.A. Zhao, S. Datta *et al.*, "Fermi level unpinning of GaSb(100) using Plasma Enhanced ALD  $\text{Al}_2\text{O}_3$  dielectric," *Appl. Phys. Lett.*, vol. 97, no.14, pp. 3502(1)-3502(3), Oct. 2010.
- [5] W. Zhu, J. Han, and T.P. Ma, "Mobility measurement and degradation mechanisms of MOSFETs made with ultrathin high- $\kappa$  dielectrics," *IEEE Tran. Electron Devices*, vol.51, no.1, pp. 98- 105, Jan. 2004.
- [6] N. Goel, D. Heh, S. Koveshnikov, I. Ok, S. Oktyabrsky, V. Tokranov, *et al.*, "Addressing the gate stack challenge for high mobility  $\text{In}_x\text{Ga}_{1-x}\text{As}$  channels for NFETs," *IEDM Tech. Dig.*, pp. 1-4, Dec. 2010.
- [7] S.J. Bentley, M. Holland, L. Xu, G.W. Paterson, Z. Haiping, O. Ignatova, *et al.*, "Electron Mobility in Surface- and Buried-Channel Flatband  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSFETs With ALD Gate Dielectric," *IEEE Electron Device Lett.*, vol.32, no.4, pp.494-496, Apr. 2011.
- [8] F. Xue, H. Zhao, Y. Chen, Y. Wang, F. Zhou and J. Lee, "InAs inserted InGaAs buried channel metal-oxide-semiconductor field-effect-transistors with atomic-layer-deposited gate dielectric," *Appl. Phys. Lett.*, vol.98, no.8, pp.082106-082106-3, Feb. 2011.
- [9] D.-H. Kim, J.A. del Alamo, D.A. Antoniadis and B. Brar, "Extraction of virtual-source injection velocity in sub-100 nm III-V HFETs," *IEDM Tech. Dig.*, pp.1-4, Dec. 2009.
- [10] M. Radosavljevic, B. Chu-Kung, S. Corcoran, G. Dewey, M.K. Hudait, J.M. Fastenau *et al.*, "Advanced high- $\kappa$  gate dielectric for high-performance short-channel  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  quantum well field effect transistors on silicon substrate for low power logic applications," *IEDM Tech. Dig.*, pp.1-4, Dec. 2009.